

e2v

e2v


**EV12DS130**

Spice Models

CW Clock Input Buffer (transient + VSWR)


# Top Level Simulation Schematic (Transient)

e2v



# TOP CW Clock Input Schematic

e2v




Comments :  
 Clock Input Buffer with  
 - Differential Input  
 Transmission Lines  
 - Power Supply and  
 Ground Package Models

e2v  
 E2V SEMICONDUCTORS

Block : CW\_Clock\_Input\_spice  
 Date : Jun 3 12:21:08 2010  
 Author : ED / GV / FB


# Ground Package Model AGND & DGND

e2v




# Power Supply Package Model VCCA3

e2v



## I/O Lines Package Models in Differential

e2v




## e2v




# CW Clock Input Buffer Schematic

e2v




## Clock Input Transient Response (Spectre) @27°C; 1GHz

e2v




# Clock Input Transient Response (Spice) @27°C; 1GHz

e2v




# Top Level Simulation Schematic (VSWR)

e2v



# Clock Input VSWR Response (Spectre) @27°C; from 100Hz to 10GHz

e2v



# Clock Input VSWR Response (Spice) @27°C; from 100Hz to 10GHz

e2v

