

e2v

e2v


**EV12DS130**

Spice Models


LVDS DSP Clock Output Buffer (transient)

# Top Level Simulation Schematic (Transient)

e2v



## e2v



The diagram illustrates the power supply architecture. It begins with a source labeled **VCCO\_board**. This source feeds into a component labeled **VCCO\_BOARD**. From **VCCO\_BOARD**, the power is distributed to **VCCO\_CHIP** and **VCCO\_Model**. **VCCO\_CHIP** is further connected to **VCCO\_Die**. Additionally, there is a feedback or control path from **VCCO\_board** through a block containing **I2** and **GND** back to the **VCCO\_board** source.




E2V SEMICONDUCTORS

Date : Jun 1 17:29:49 2010  
Author : ED / GV / FB


# Ground Package Model AGND & DGND

e2v




# Power Supply Package Model VCCO

e2v



## I/O Lines Package Models in Differential

e2v




## e2v



# LVDS DSP Clock Output Buffer Schematic


e2V





## DSP Clock Output Transient Response (Spectre) @27°C; 1GHz

e2v



## DSP Clock Output Transient Response (Spice) @27°C; 1GHz

e2v

